For details and ordering (after registration) please see the course at Udemy.
VERILOG / VHDL guided project tutorial UART design on FPGA
ONLINE
English